


Features

- Single-Device: 5V/3.3V Input
- 90% Efficiency
- Small Footprint
- New 5-pin Copper Package
- Adjustable Output Voltage
- Standby Function
- Short Circuit Protection

Description

The PT5500 is a series of high-performance 3A, 5-pin Integrated Switching Regulators (ISRs). This ISR operates from input voltages as low as 3.1V to provide a local step-down power source for the industry's latest low-voltage logic IC's. Features include output voltage adjustment, inhibit function, and short circuit protection. Only one external capacitor is required for proper operation.

Standard Application



Pin-Out Information

Pin	Function
1	Inhibit
2	V _{in}
3	GND
4	V _{out}
5	V _{out} Adjust

For Inhibit pin:
Open = output enabled
Ground = output disabled

Ordering Information

- PT5501□ = +3.3 Volts
- PT5502□ = +2.5 Volts
- PT5503□ = +2.0 Volts
- PT5504□ = +1.8 Volts
- PT5505□ = +1.5 Volts
- PT5506□ = +1.2 Volts
- PT5507□ = +1.0 Volts

PT Series Suffix (PT1234X)

Case/Pin Configuration	
Vertical Through-Hole	N
Horizontal Through-Hole	A
Horizontal Surface Mount	C

(For dimensions and PC board layout, see Package Styles 510 and 520.)




Specifications

Characteristics (T _a = 25°C unless noted)	Symbols	Conditions	PT5500 SERIES			
			Min	Typ	Max	Units
Output Current	I _o	Over V _{in} range	0.1 (2)	—	3.0	A
Current Limit	I _{lim}	V _{in} = 5V	—	5.0	—	A
Input Voltage Range	V _{in}	0.1A ≤ I _o ≤ I _{o,max}	V _o = 3.3V 3.1	—	5.5 5.5	V
Set-Point Voltage Tolerance	V _{o,tol}	V _{in} = 5V, I _o = I _{o,max}	—	—	±2	%
Line Regulation	Reg _{line}	I _o = I _{o,max} , Over V _{in} range	—	±6.0	±10	mV
Load Regulation	Reg _{load}	V _{in} = 5V, 0.1A ≤ I _o ≤ I _{o,max}	—	±10	±25	mV
V _o Temperature Variation	ΔReg _{temp}	V _{in} = 5V, I _o = I _{o,max} , -40°C ≤ T _a ≤ +85°C	—	±0.5	—	%
V _o Ripple/Noise	V _n	V _{in} = 5V, I _o = I _{o,max}	—	45	—	mV
Transient Response with C ₂ = 100 μ F	t _{tr} V _{os}	I _o step between 1.5A and 3.0A V _o over/undershoot	— —	50 50	— 100	μ Sec mV
Efficiency	η	V _{in} = 5V, I _o = I _{o,max}	PT5501 PT5502 PT5503 PT5504 PT5505 PT5506 PT5507	90 87 85 83 81 79 76	— — — — — — —	%
Switching Frequency	f _o	Over V _{in} range, 0.1A ≤ I _o ≤ I _{o,max}	—	350 (3)	—	kHz
Absolute Maximum Operating Temperature Range	T _a	Over V _{in} range	-40 (4)	—	+85 (5)	°C
Storage Temperature	T _s	—	-40	—	+125	°C
Mechanical Shock		Per Mil-STD-883D, Method 2002.3, 1 msec, Half Sine, mounted to a fixture	—	500	—	G's
Mechanical Vibration		Per Mil-STD-883D, Method 2007.2, 20-2000 Hz, Soldered in a PC board	—	15	—	G's
Weight	—	—	—	6.5	—	grams


- Notes:** (1) The PT5500 Series requires a 100 μ F electrolytic or tantalum output capacitor for proper operation in all applications.
 (2) The ISR will operate down to no load with reduced specifications.
 (3) This is a typical value only. The switching frequency will vary with input voltage.
 (4) For operation below 0°C, the output capacitor C₂ must have stable characteristics. Use either a low ESR tantalum or Oscon® capacitor.
 (5) See SOA curves or consult factory for the appropriate derating.

3 Amp 5V/3.3V Input Adjustable Integrated Switching Regulator




Performance Data @ $V_{in} = 5.0V$ (See Note A)




Safe Operating Area @ $V_{in} = 5.0V$ (See Note B)



Performance Data @ $V_{in} = 3.3V$ (See Note A)



Safe Operating Area @ $V_{in} = 3.3V$ (See Note B)



Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the ISR.
 Note B: SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.

Adjusting the Output Voltage of the PT5500 Excalibur™ 5V/3.3V Bus Step-Down ISRs

The output voltage of the PT5500 Series ISRs may be adjusted higher or lower than the factory trimmed pre-set voltage with the addition of a single external resistor. Table 1 accordingly gives the allowable adjustment range for each model for either series as V_a (min) and V_a (max).

Adjust Up: An increase in the output voltage is obtained by adding a resistor R2, between pin 5 (V_o adj) and pin 3 (GND).


Adjust Down: Add a resistor (R1), between pin 5 (V_o adj) and pin 4 (V_{out}).

Notes:

1. Use only a single 1% resistor in either the (R1) or R2 location. Place the resistor as close to the ISR as possible.
2. Never connect capacitors from V_o adj to either GND or V_{out} . Any capacitance added to the V_o adjust pin will affect the stability of the ISR.
3. For each model, adjustments to the output voltage may place additional limits on the minimum input voltage. The revised minimum input voltage must comply with the following requirement.

$$V_{in}(\min) = (V_a + 0.5)V \text{ or as specified in the data sheet, whichever is greater.}$$

Figure 1



The values of (R1) [adjust down], and R2 [adjust up], can also be calculated using the following formulas. Refer to Figure 1 and Table 2 for both the placement and value of the required resistor; either (R1) or R2 as appropriate.

$$(R1) = \frac{R_o (V_a - 0.9)}{V_o - V_a} - R_s \quad \text{k}\Omega$$

$$R2 = \frac{0.9 R_o}{V_a - V_o} - R_s \quad \text{k}\Omega$$

Where: V_o = Original output voltage
 V_a = Adjusted output voltage
 R_o = The resistance value from Table 1
 R_s = The series resistance from Table 1

Table 1

ISR ADJUSTMENT RANGE AND FORMULA PARAMETERS							
3.0 Adc Rated	PT5501	PT5502	PT5503	PT5504	PT5505	PT5506	PT5507
1.5 Adc Rated	PT5521	PT5522	PT5523	PT5524	PT5525	PT5526	PT5527
V_o (nom)	3.3	2.5	2.0	1.8	1.5	1.2	1.0
V_a (min)	2.88	1.97	1.64	1.5	1.3	1.08	0.97
V_a (max)	3.5	2.95	2.45	2.25	1.95	1.65	1.45
R_o (k Ω)	10.0	10.0	10.0	10.0	10.0	10.2	10.0
R_s (k Ω)	49.9	20.0	20.0	20.0	20.0	20.0	20.0

PT5500/5520 Series

Table 2

ISR ADJUSTMENT RESISTOR VALUES

3.0 Adc Rated	PT5501	PT5502	PT5503	PT5504	PT5505	PT5506	PT5507
1.5 Adc Rated	PT5521	PT5522	PT5523	PT5524	PT5525	PT5526	PT5527
V_0 (nom)	3.3	2.5	2.0	1.8	1.5	1.2	1.0
V_a (req.d)							
0.97							(0.0)k Ω
1.0							
1.05							160.0k Ω
1.1						(0.0)k Ω	71.1k Ω
1.15						(31.0)k Ω	40.0k Ω
1.2							25.0k Ω
1.25						164.0k Ω	16.0k Ω
1.3					(0.0)k Ω	71.8k Ω	10.0k Ω
1.35					(10.0)k Ω	41.2k Ω	5.7k Ω
1.4					(30.0)k Ω	25.9k Ω	2.5k Ω
1.45					(90.0)k Ω	16.7k Ω	0.0k Ω
1.5				(0.0)k Ω		10.6k Ω	
1.55				(6.0)k Ω	160.0k Ω	6.2k Ω	
1.6				(15.0)k Ω	70.0k Ω	3.0k Ω	
1.65			(1.4)k Ω	(30.0)k Ω	40.0k Ω	0.4k Ω	
1.7			(6.7)k Ω	(60.0)k Ω	25.0k Ω		
1.75			(14.0)k Ω	(150.0)k Ω	16.0k Ω		
1.8			(25.0)k Ω		10.0k Ω		
1.85			(43.3)k Ω	160.0k Ω	5.7k Ω		
1.9			(80.0)k Ω	70.0k Ω	2.5k Ω		
1.95			(190.0)k Ω	40.0k Ω	0.0k Ω		
2.0		(2.0)k Ω		25.0k Ω			
2.05		(5.6)k Ω	160.0k Ω	16.0k Ω			
2.1		(10.0)k Ω	70.0k Ω	10.0k Ω			
2.15		(15.7)k Ω	0.0k Ω	5.7k Ω			
2.2		(23.3)k Ω	25.0k Ω	2.5k Ω			
2.25		(34.0)k Ω	16.0k Ω	0.0k Ω			
2.3		(50.0)k Ω	10.0k Ω				
2.35		(76.7)k Ω	5.7k Ω				
2.4		(130.0)k Ω	2.5k Ω				
2.45		(284.0)k Ω	0.0k Ω				
2.5							
2.55		160.0k Ω					
2.6		70.0k Ω					
2.65		40.0k Ω					
2.7		25.0k Ω					
2.75		16.0k Ω					
2.8		10.0k Ω					
2.85		5.7k Ω					
2.9	(0.0)k Ω	2.5k Ω					
2.95	(8.5)k Ω	0.0k Ω					
3.0	(20.1)k Ω						
3.05	(36.1)k Ω						
3.1	(60.1)k Ω						
3.15	(100.0)k Ω						
3.2	(180.0)k Ω						
3.25	(420.0)k Ω						
3.3							
3.35	130.0k Ω						
3.4	40.1k Ω						
3.45	10.1k Ω						
3.48	0.0k Ω						

R1 = (Blue) R2 = Black

Using the Inhibit Function on the PT5500 Excalibur™ 5V/3.3V Bus Step-Down ISRs

For applications requiring output voltage On/Off control, the 5-pin PT5500 series products incorporate an inhibit function. This function can be used for power-up sequencing or wherever there is a requirement for the module to be switched off. The On/Off function is provided by the Pin 1 (*Inhibit*) control.

The ISR functions normally with Pin 1 open-circuit, providing a regulated output whenever a valid source voltage is applied to V_{in} , (pin 2). When a low-level² ground signal is applied to pin 1, the regulator output will be disabled.

Figure 1 shows an application schematic, which details the typical use of the Inhibit function. Note the discrete transistor (Q1). The Inhibit control has its own internal pull-up to $+V_{in}$ potential. An open-collector or open-drain device is required to control this pin.

The Inhibit pin control thresholds are given in Table 1. Equation 1 may be used to determine the approximate current drawn from the input source, and by Q1 when the regulator is placed in the inhibit state.


Table 1: Inhibit Control Parameters

Parameter	Min	Max
Enable (VIH)	$V_{in} - 0.5$	V_{in}
Disable (VIL)	-0.2V	0.5V

Equation 1


$$I_{stby} = V_{in} \div 10k\Omega \pm 20\%$$

Figure 1



Turn-On Time: In the circuit of Figure 1, turning Q1 on applies a low-voltage to the Inhibit control (pin 1) and disables the regulator output. Correspondingly, turning Q1 off allows the *Inhibit* control pin to be pulled high by its internal pull-up resistor. The ISR produces a fully regulated output voltage within 10-msec of either the release of the Inhibit control pin. The actual turn-on time will vary with input voltage, output load, and the total amount of load capacitance. Figure 2 shows the typical rise in both output voltage and input current for a PT5502 (2.5V) following the turn-off of Q1 at time $t = 0$. The waveform was measured with a 5Vdc input voltage, and 2.5A resistive load.

Figure 2



Notes:

1. Use an open-collector device (preferably a discrete transistor) for the Inhibit input. A pull-up resistor is not necessary. To disable the output voltage, the control pin should be pulled low to less than +0.5VDC.
2. Do not control the Inhibit input with an external DC voltage. This will lead to erratic operation of the ISR and may over-stress the regulator.
5. Avoid capacitance greater than 500pF at the Inhibit control pin. Excessive capacitance at this pin will cause the ISR to produce a pulse on the output voltage bus at turn-on.
6. Keep the On/Off transition to less than 10µs. This prevents erratic operation of the ISR, which could cause a momentary high output voltage.